lazymio/unicorn
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Fix use_lsx_instructions
Some checks are pending
Crate 📦 Distribution / ${{ matrix.config.name }} (map[arch:x64 name:Ubuntu x86_64 os:ubuntu-latest]) (push) Waiting to run
Details
Crate 📦 Distribution / ${{ matrix.config.name }} (map[arch:x64 name:Windows x86_64 os:windows-2022]) (push) Waiting to run
Details
Crate 📦 Distribution / ${{ matrix.config.name }} (map[arch:x64 name:macOS x86_64 os:macos-latest]) (push) Waiting to run
Details
Crate 📦 Distribution / ${{ matrix.config.name }} (map[arch:x86 name:Windows x86 os:windows-2022]) (push) Waiting to run
Details
Zig Build / build-ubuntu (ubuntu-latest) (push) Waiting to run
Details
Zig Build / build-macos (macos-latest) (push) Waiting to run
Details

Browse Source
This commit is contained in:
lazymio
2025-04-14 23:09:01 +08:00
parent 0cd8b83f5b
commit 596478d791
3 changed files with 7 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
qemu/include/tcg/tcg.h
View File

@@ -815,6 +815,9 @@ struct TCGContext {
char s390x_cpu_reg_names[16][4]; // renamed from original cpu_reg_names[][] to avoid name clash with m68k char s390x_cpu_reg_names[16][4]; // renamed from original cpu_reg_names[][] to avoid name clash with m68k
TCGv_i64 regs[16]; TCGv_i64 regs[16];
// loongarch
bool use_lsx_instructions;
}; };
static inline size_t temp_idx(TCGContext *tcg_ctx, TCGTemp *ts) static inline size_t temp_idx(TCGContext *tcg_ctx, TCGTemp *ts)

6
qemu/tcg/loongarch64/tcg-target.h
View File

@@ -97,8 +97,6 @@ typedef enum {
TCG_VEC_TMP0 = TCG_REG_V23, TCG_VEC_TMP0 = TCG_REG_V23,
} TCGReg; } TCGReg;
extern bool use_lsx_instructions;
/* used for function call generation */ /* used for function call generation */
#define TCG_REG_CALL_STACK TCG_REG_SP #define TCG_REG_CALL_STACK TCG_REG_SP
#define TCG_TARGET_STACK_ALIGN 16 #define TCG_TARGET_STACK_ALIGN 16
@@ -187,10 +185,10 @@ extern bool use_lsx_instructions;
#define TCG_TARGET_HAS_mulsh_i64 1 #define TCG_TARGET_HAS_mulsh_i64 1
#define TCG_TARGET_HAS_direct_jump 0 #define TCG_TARGET_HAS_direct_jump 0
#define TCG_TARGET_HAS_qemu_ldst_i128 use_lsx_instructions #define TCG_TARGET_HAS_qemu_ldst_i128 s->use_lsx_instructions
#define TCG_TARGET_HAS_v64 0 #define TCG_TARGET_HAS_v64 0
#define TCG_TARGET_HAS_v128 use_lsx_instructions #define TCG_TARGET_HAS_v128 s->use_lsx_instructions
#define TCG_TARGET_HAS_v256 0 #define TCG_TARGET_HAS_v256 0
#define TCG_TARGET_HAS_not_vec 1 #define TCG_TARGET_HAS_not_vec 1

6
qemu/tcg/loongarch64/tcg-target.inc.c
View File

@@ -32,8 +32,6 @@
#include "../tcg-ldst.inc.c" #include "../tcg-ldst.inc.c"
#include <asm/hwcap.h> #include <asm/hwcap.h>
bool use_lsx_instructions;
#ifdef CONFIG_DEBUG_TCG #ifdef CONFIG_DEBUG_TCG
static const char * const tcg_target_reg_names[TCG_TARGET_NB_REGS] = { static const char * const tcg_target_reg_names[TCG_TARGET_NB_REGS] = {
"zero", "zero",
@@ -2604,10 +2602,10 @@ static void tcg_target_init(TCGContext *s)
} }
if (hwcap & HWCAP_LOONGARCH_LSX) { if (hwcap & HWCAP_LOONGARCH_LSX) {
use_lsx_instructions = 1; s->use_lsx_instructions = 1;
} }
#else #else
use_lsx_instructions = 1; s->use_lsx_instructions = 1;
#endif #endif
s->tcg_target_available_regs[TCG_TYPE_I32] = ALL_GENERAL_REGS; s->tcg_target_available_regs[TCG_TYPE_I32] = ALL_GENERAL_REGS;