9cfd5cfac3
- Added fullMode input in workflow_dispatch
- Take decision whether to build either in debug or release mode and if to build for all python versions according to the commit message patterns
- Set proper artifact names
- Removed not needed steps
- Compacted some steps in order to leverage more the matrix feature
- Bumped cibuildwheel action to 2.22.0
- Run actual regress tests in place of sample scripts
- Specify optional test install in pyproject.toml with proper requirements
- Derive package version from git tags
- Add GENERATORS env var support in setup.py to specify cmake generator and minor refactoring
- Minor cleanup/refactoring for the regress test suite
- Marked some regress tests with skipIf to skip them in case of old python versions
- Marked some failing regress tests to be checked with skipIf
27 lines
632 B
Python
27 lines
632 B
Python
import regress
|
|
from unicorn import *
|
|
from unicorn.mips_const import *
|
|
|
|
CODE = b'\x44\x43\xF8\x00' # cfc1 $v1, FCSR
|
|
BASE = 0x416CB0
|
|
|
|
|
|
class TestMipsCp1(regress.RegressTest):
|
|
def runTest(self):
|
|
uc = Uc(UC_ARCH_MIPS, UC_MODE_MIPS32 + UC_MODE_BIG_ENDIAN)
|
|
|
|
uc.mem_map(BASE & ~(0x1000 - 1), 0x1000)
|
|
uc.mem_write(BASE, CODE)
|
|
|
|
# set a wrong value in v1
|
|
uc.reg_write(UC_MIPS_REG_V1, 0x0badc0de)
|
|
|
|
uc.emu_start(BASE, BASE + len(CODE))
|
|
|
|
# default FCSR value should be 0
|
|
self.assertEqual(0x0000, uc.reg_read(UC_MIPS_REG_V1))
|
|
|
|
|
|
if __name__ == '__main__':
|
|
regress.main()
|