96 lines
1.4 KiB
Rust
96 lines
1.4 KiB
Rust
#![allow(non_camel_case_types)]
|
|
// For Unicorn Engine. AUTO-GENERATED FILE, DO NOT EDIT
|
|
|
|
// PowerPC registers
|
|
#[repr(C)]
|
|
#[derive(PartialEq, Debug, Clone, Copy)]
|
|
pub enum RegisterPPC {
|
|
INVALID = 0,
|
|
PC = 1,
|
|
R0 = 2,
|
|
R1 = 3,
|
|
R2 = 4,
|
|
R3 = 5,
|
|
R4 = 6,
|
|
R5 = 7,
|
|
R6 = 8,
|
|
R7 = 9,
|
|
R8 = 10,
|
|
R9 = 11,
|
|
R10 = 12,
|
|
R11 = 13,
|
|
R12 = 14,
|
|
R13 = 15,
|
|
R14 = 16,
|
|
R15 = 17,
|
|
R16 = 18,
|
|
R17 = 19,
|
|
R18 = 20,
|
|
R19 = 21,
|
|
R20 = 22,
|
|
R21 = 23,
|
|
R22 = 24,
|
|
R23 = 25,
|
|
R24 = 26,
|
|
R25 = 27,
|
|
R26 = 28,
|
|
R27 = 29,
|
|
R28 = 30,
|
|
R29 = 31,
|
|
R30 = 32,
|
|
R31 = 33,
|
|
CR0 = 34,
|
|
CR1 = 35,
|
|
CR2 = 36,
|
|
CR3 = 37,
|
|
CR4 = 38,
|
|
CR5 = 39,
|
|
CR6 = 40,
|
|
CR7 = 41,
|
|
FPR0 = 42,
|
|
FPR1 = 43,
|
|
FPR2 = 44,
|
|
FPR3 = 45,
|
|
FPR4 = 46,
|
|
FPR5 = 47,
|
|
FPR6 = 48,
|
|
FPR7 = 49,
|
|
FPR8 = 50,
|
|
FPR9 = 51,
|
|
FPR10 = 52,
|
|
FPR11 = 53,
|
|
FPR12 = 54,
|
|
FPR13 = 55,
|
|
FPR14 = 56,
|
|
FPR15 = 57,
|
|
FPR16 = 58,
|
|
FPR17 = 59,
|
|
FPR18 = 60,
|
|
FPR19 = 61,
|
|
FPR20 = 62,
|
|
FPR21 = 63,
|
|
FPR22 = 64,
|
|
FPR23 = 65,
|
|
FPR24 = 66,
|
|
FPR25 = 67,
|
|
FPR26 = 68,
|
|
FPR27 = 69,
|
|
FPR28 = 70,
|
|
FPR29 = 71,
|
|
FPR30 = 72,
|
|
FPR31 = 73,
|
|
LR = 74,
|
|
XER = 75,
|
|
CTR = 76,
|
|
MSR = 77,
|
|
FPSCR = 78,
|
|
CR = 79,
|
|
ENDING = 80,
|
|
}
|
|
|
|
impl From<RegisterPPC> for i32 {
|
|
fn from(r: RegisterPPC) -> Self {
|
|
r as i32
|
|
}
|
|
}
|