Format and naming
This commit is contained in:
@@ -7,11 +7,15 @@ open System
|
||||
[<AutoOpen>]
|
||||
module Riscv =
|
||||
|
||||
// RISCV32 CPU
|
||||
|
||||
let UC_CPU_RISCV32_ANY = 0
|
||||
let UC_CPU_RISCV32_BASE32 = 1
|
||||
let UC_CPU_RISCV32_SIFIVE_E31 = 2
|
||||
let UC_CPU_RISCV32_SIFIVE_U34 = 3
|
||||
|
||||
// RISCV64 CPU
|
||||
|
||||
let UC_CPU_RISCV64_ANY = 0
|
||||
let UC_CPU_RISCV64_BASE64 = 1
|
||||
let UC_CPU_RISCV64_SIFIVE_E51 = 2
|
||||
|
||||
Reference in New Issue
Block a user