feat(arm): add an ESR register (#2155)
This allows users to read/write from the ARM syndrome value like in AArch64.
This commit is contained in:
@@ -180,7 +180,8 @@ UC_ARM_REG_XPSR_NZCVQ = 136
|
||||
UC_ARM_REG_XPSR_G = 137
|
||||
UC_ARM_REG_XPSR_NZCVQG = 138
|
||||
UC_ARM_REG_CP_REG = 139
|
||||
UC_ARM_REG_ENDING = 140
|
||||
UC_ARM_REG_ESR = 140
|
||||
UC_ARM_REG_ENDING = 141
|
||||
|
||||
# alias registers
|
||||
UC_ARM_REG_R13 = 12
|
||||
|
||||
Reference in New Issue
Block a user