feat(arm): add an ESR register (#2155)
This allows users to read/write from the ARM syndrome value like in AArch64.
This commit is contained in:
@@ -184,7 +184,8 @@ public interface ArmConst {
|
||||
public static final int UC_ARM_REG_XPSR_G = 137;
|
||||
public static final int UC_ARM_REG_XPSR_NZCVQG = 138;
|
||||
public static final int UC_ARM_REG_CP_REG = 139;
|
||||
public static final int UC_ARM_REG_ENDING = 140;
|
||||
public static final int UC_ARM_REG_ESR = 140;
|
||||
public static final int UC_ARM_REG_ENDING = 141;
|
||||
|
||||
// alias registers
|
||||
public static final int UC_ARM_REG_R13 = 12;
|
||||
|
||||
Reference in New Issue
Block a user