Simplify reg_read/reg_write, obtaining a perf boost.
Single reg_read/reg_write is now about 25% faster.
This commit is contained in:
@@ -6,24 +6,15 @@
|
||||
#define UC_QEMU_TARGET_RISCV_H
|
||||
|
||||
// functions to read & write registers
|
||||
int riscv_reg_read(struct uc_struct *uc, unsigned int *regs, void *const *vals,
|
||||
size_t *sizes, int count);
|
||||
int riscv_reg_write(struct uc_struct *uc, unsigned int *regs,
|
||||
const void *const *vals, size_t *sizes, int count);
|
||||
uc_err reg_read_riscv32(void *env, int mode, unsigned int regid, void *value,
|
||||
size_t *size);
|
||||
uc_err reg_read_riscv64(void *env, int mode, unsigned int regid, void *value,
|
||||
size_t *size);
|
||||
uc_err reg_write_riscv32(void *env, int mode, unsigned int regid,
|
||||
const void *value, size_t *size, int *setpc);
|
||||
uc_err reg_write_riscv64(void *env, int mode, unsigned int regid,
|
||||
const void *value, size_t *size, int *setpc);
|
||||
|
||||
int riscv32_context_reg_read(struct uc_context *ctx, unsigned int *regs,
|
||||
void *const *vals, size_t *sizes, int count);
|
||||
int riscv32_context_reg_write(struct uc_context *ctx, unsigned int *regs,
|
||||
const void *const *vals, size_t *sizes,
|
||||
int count);
|
||||
int riscv64_context_reg_read(struct uc_context *ctx, unsigned int *regs,
|
||||
void *const *vals, size_t *sizes, int count);
|
||||
int riscv64_context_reg_write(struct uc_context *ctx, unsigned int *regs,
|
||||
const void *const *vals, size_t *sizes,
|
||||
int count);
|
||||
|
||||
void riscv_reg_reset(struct uc_struct *uc);
|
||||
|
||||
void riscv32_uc_init(struct uc_struct *uc);
|
||||
void riscv64_uc_init(struct uc_struct *uc);
|
||||
void uc_init_riscv32(struct uc_struct *uc);
|
||||
void uc_init_riscv64(struct uc_struct *uc);
|
||||
#endif
|
||||
|
||||
Reference in New Issue
Block a user