lazymio/unicorn
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Merge pull request #1861 from basavesh/dev

Browse Source 
Backport qemu/qemu@75b208c
This commit is contained in:
lazymio
2023-08-04 11:18:49 +08:00
committed by GitHub
parent 6e97e59f54 cf5e75953d
commit 0619deeafd
1 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
qemu/target/i386/translate.c
View File

@@ -4219,14 +4219,14 @@ static void gen_sse(CPUX86State *env, DisasContext *s, int b,
} }
ot = mo_64_32(s->dflag); ot = mo_64_32(s->dflag);
gen_ldst_modrm(env, s, modrm, ot, OR_TMP0, 0); gen_ldst_modrm(env, s, modrm, ot, OR_TMP0, 0);
/* Note that by zero-extending the mask operand, we /* Note that by zero-extending the source operand, we
automatically handle zero-extending the result. */ automatically handle zero-extending the result. */
if (ot == MO_64) { if (ot == MO_64) {
tcg_gen_mov_tl(tcg_ctx, s->T1, tcg_ctx->cpu_regs[s->vex_v]); tcg_gen_mov_tl(tcg_ctx, s->T1, tcg_ctx->cpu_regs[s->vex_v]);
} else { } else {
tcg_gen_ext32u_tl(tcg_ctx, s->T1, tcg_ctx->cpu_regs[s->vex_v]); tcg_gen_ext32u_tl(tcg_ctx, s->T1, tcg_ctx->cpu_regs[s->vex_v]);
} }
gen_helper_pdep(tcg_ctx, tcg_ctx->cpu_regs[reg], s->T0, s->T1); gen_helper_pdep(tcg_ctx, tcg_ctx->cpu_regs[reg], s->T1, s->T0);
break; break;
case 0x2f5: /* pext Gy, By, Ey */ case 0x2f5: /* pext Gy, By, Ey */
@@ -4237,14 +4237,14 @@ static void gen_sse(CPUX86State *env, DisasContext *s, int b,
} }
ot = mo_64_32(s->dflag); ot = mo_64_32(s->dflag);
gen_ldst_modrm(env, s, modrm, ot, OR_TMP0, 0); gen_ldst_modrm(env, s, modrm, ot, OR_TMP0, 0);
/* Note that by zero-extending the mask operand, we /* Note that by zero-extending the source operand, we
automatically handle zero-extending the result. */ automatically handle zero-extending the result. */
if (ot == MO_64) { if (ot == MO_64) {
tcg_gen_mov_tl(tcg_ctx, s->T1, tcg_ctx->cpu_regs[s->vex_v]); tcg_gen_mov_tl(tcg_ctx, s->T1, tcg_ctx->cpu_regs[s->vex_v]);
} else { } else {
tcg_gen_ext32u_tl(tcg_ctx, s->T1, tcg_ctx->cpu_regs[s->vex_v]); tcg_gen_ext32u_tl(tcg_ctx, s->T1, tcg_ctx->cpu_regs[s->vex_v]);
} }
gen_helper_pext(tcg_ctx, tcg_ctx->cpu_regs[reg], s->T0, s->T1); gen_helper_pext(tcg_ctx, tcg_ctx->cpu_regs[reg], s->T1, s->T0);
break; break;
case 0x1f6: /* adcx Gy, Ey */ case 0x1f6: /* adcx Gy, Ey */